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Abstract—This paper discusses the extraction of behavioral
models of differential drivers with pre-emphasis for the assess-
ment of signal integrity and electromagnetic compatibility effects
in multigigabit data transmission systems. A suitable model
structure is derived and the procedure for its estimation from port
transient waveforms is illustrated. The proposed methodology
is an extension of the macromodeling based on parametric rela-
tions applied to plain differential drivers. The obtained models
preserve the accuracy and efficiency strengths of behavioral
parametric macromodels for conventional devices. A realistic
application example involving a high-speed communication path
and a 3.125 Gb/s commercial driver model with pre-emphasis is
presented.
Index Terms—Circuit modeling, digital integrated circuits, elec-
tromagnetic compatibility, macromodeling, signal integrity, system
identification.
I. INTRODUCTION
NOWADAYS, a cost effective solution for the transmissionof signals in the gigabyte per second range relies on the
preconditioning of signals sent on data links made of conven-
tional interconnects. Preconditioning is aimed at enhancing the
high-frequency components of the transmitted signals, in order
to compensate for the low-pass distortion effect introduced by
the interconnects. These techniques arise from communication
and signal processing theory and give rise to driver devices
with pre-emphasis features as well as to sophisticated solutions
based on channel equalization. High-performance differential
data links based on these solutions have been successfully
demonstrated in [1]–[4].
Signal conditioning adds to the increasing complexity of
present driver and receiver circuits, and demands for accurate
and efficient models to be used in system-level simulations
aimed at the assessment of data link performance and signal
integrity effects.
In this study, the state-of-the-art (Macromodeling via
Parametric Identification of LOgic Gates) approach for the be-
havioral modeling of digital devices is extended to this class
of devices [11]. The approach relies on the theory of
system identification that is widely applied to the approximation
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of nonlinear dynamic systems (examples are industrial plants,
mechanical systems, economic trends, etc.) and has proved to
be effective for the derivation of behavioral models of digital
drivers and receivers [7], [8]. The proposed macromodels are
expressed in terms of suitable nonlinear parametric relations,
that can be easily estimated from device port responses and can
be readily converted into SPICE-like subcircuits or directly im-
plemented as metalanguage descriptions, like VHDL-AMS.
II. DEVICE AND MODEL STRUCTURE
In this section, a basic scheme of a driver circuit with pre-em-
phasis is considered and a suitable model structure whose pa-
rameters can be effectively estimated from device port transient
responses only is presented.
In order to describe the main blocks composing a differential
driver of this class, the principles of pre-emphasis are first intro-
duced through a simple example taken from signal processing
theory. We start by considering a generic bit stream defined
by a discrete-time sequence , ,
that must be sent on the interconnect. Losses and dispersion on
transmission lines have a low-pass effect, thus requiring an en-
hancement of the high-frequency components of the transmitted
signal. A common approach is to apply a finite impulse response
(FIR) filter to the original sequence in order to produce a
new transmitted sequence, named . Without loss of gener-
ality, the simplest FIR filter with two coefficients writes
(1)
whose transfer function in the domain is ,
and the frequency response turns out to be
, where is the pulse width. As an example,
Fig. 1 shows the spectrum of the transmitted sequence
for a bit stream “ .” The pulse width is set
to and the filter coefficients are , ; two
different values of are considered, i.e., (no emphasis)
and (33% of emphasis). Fig. 1 highlights the effect of
the FIR filter enhancing the frequency components of the trans-
mitted signal in the range [0.2, 0.8] GHz.
A suitable design of the filter, i.e., the tuning of the filter coef-
ficients , of (1) leads to the optimal transmitted signal com-
pensating for the frequency attenuation of the interconnect (i.e.,
of the communication channel), thus providing good quality re-
ceived signals. A discussion of tuning of the filter coefficients is
out of the scope of the present paper, but can be found in [13].
1521-3323/$25.00 © 2007 IEEE
STIEVANO et al.: PARAMETRIC MACROMODELS OF DIFFERENTIAL DRIVERS WITH PRE-EMPHASIS 239
Fig. 1. Example spectra of y(k) signal [see text and (1)] for no emphasis (solid
line) and 33% emphasis (dashed line).
Fig. 2. General structure of a differential driver implementing a FIR filter
with two coefficients [see (1)] with the main blocks and the relevant electrical
variables.
For implementing the idea of pre-emphasis as shown in the
previous example, multisection drivers made of different stages
in parallel are employed frequently. Fig. 2 shows an example
of such structures with the main blocks and the definition of
the electrical variables, for the case of the FIR filter with two
coefficients (1). In this structure, denotes the main driver and
a complementary driver providing the user-tunable degree of
emphasis. The analog device currents can be expressed as sums
of the output currents of the two drivers
(2)
where , and are the individual contributions of
drivers and , respectively. The values of the above currents
are decided by the driver’s state and strength. The driver’s state
is controlled by block , that processes the input bit sequence
to feed drivers , and with and , re-
spectively. Each device current, therefore, is proportional to the
signal , where and are coefficients
taking into account the drivers’ strengths. As an example, Fig. 3
shows the output voltage of a driver having the structure of
Fig. 2, and producing the bit stream “ .” In
each subplot of Fig. 3, the vertical dotted lines indicate the in-
tervals defined by the discrete-time . More details for this class
of devices can be found in [2]–[4].
For the structure of Fig. 2, a behavioral macromodel would
be a set of nonlinear dynamic relations approximating the output
port currents and flowing out of the device port terminals.
According to (2), the individual contributions and
to the drivers’ output currents can be effectively approxi-
mated by means of two-piece parametric representations as de-
scribed in [8]. Thus, the following model representation for the
Fig. 3. Example port responses of a differential driver of the type illustrated in
Fig. 2.
complete driver of Fig. 2 can be adopted (only current is dis-
cussed here for the sake of simplicity)
(3)
where submodels , are nonlinear dynamic relations ac-
counting for the behavior of device in the fixed high and low
state, respectively, and , are the corresponding sub-
models for the driver . In the previous representation, the
terms are weighting signals accounting for the state transitions
of the two output stages (including the appropriate delays).
In principle, a suitable parametric representation for sub-
models in (3) following the procedure discussed in [8], requires
the complete and separate access to each of the two drivers
composing the output stage, and this is normally impractical. In
order to simplify the modeling procedure, the approximations
and are introduced in (3),
leading to
(4)
Such a simplification is justified by the similarity of the ac-
tual characteristics of real devices. The terms in square brackets
in (4), including all the effects of the state transitions of both
drivers composing the output stage, can be renamed as new
weighting signals and and (4) takes the following
form:
(5)
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The above representation (5), although derived for the class
of differential drivers implementing a FIR filter with two coeffi-
cients, is more general and is readily extensible to the case of dif-
ferential drivers implementing FIR filters with a higher number
of coefficients.
III. MACROMODEL ESTIMATION
The procedure for the estimation of model (5) applies the
methodology illustrated in [8], since the model struc-
ture (5) belongs to the same two-piece representation already
developed for the case of plain differential drivers. The objec-
tive is to define the nonlinear dynamic submodels or ,
and to compute their parameters and the weighting signals
and . The same procedure is applied for the generation of
the macromodel accounting for the device behavior of current
.
Since the external behavior of almost any nonlinear dynamic
system can be described as the sum of a possible static part and
a dynamic part (see [8, Appendix]), submodel writes
(6)
where is the static characteristic of the device port
current and is a nonlinear dynamic rela-
tionship accounting for the port dynamic behavior, effectively
approximated by parametric models. More details on the com-
putation of the static parts and on the parameters estimation of
the dynamic parts follow.
The static contribution of (6) is a two-dimen-
sional static surface that can be obtained by means of a set of
standard direct current (dc) experiments. In such experiments,
the voltage swing applied to the device port terminals should
correspond to differential and common mode voltage variations
occurring during device operation. The static curves, specified
as sampled curves arising from such dc experiments, require to
be described by means of analytical expressions in order to fa-
cilitate their implementation in a simulation environment. We
found that simple piecewise linear interpolations can be effec-
tively used, since most of the simulators have internal keywords
for describing sampled static curves. A more sophisticated alter-
native would consists in approximating the surface by means of
sums of local or global basis functions like splines or sigmoidal
functions, respectively.
The dynamic contribution of (6) is ap-
proximated by discrete-time parametric relations involving
the present and past samples of input and output variables.
Several possible choices can be used for the definition of these
relations, ranging from linear models to nonlinear models
expressed as sums of nonlinear basis functions [5], [6]. Since
a detailed review of parametric models and of their estimation
from device port responses is out of the scope of this paper,
we refer the reader to [7], [8] where the approach has already
been applied to the characterization of single-ended and plain
differential devices.
Once the submodels and in (5) are completely
defined and their parameters estimated, the weighting signals
and must be computed by means of the fol-
lowing procedure.
Fig. 4. Test setup for the generation of the transient waveforms used for the
computation of the basic weighting coefficients w , w in (5).
1) The device port voltage and current responses are col-
lected while the driver is connected to one (or more than
one) reference load and is forced to produce a single
up transition (bit stream “0111 ”) and a single down
transition (bit stream “1000 ”). As an example, Fig. 4
shows the test setup for the generation of the port tran-
sient responses for the up transition event.
2) The elementary weighting coefficients for up transition
( and ) and for down transition ( and
) are computed via linear inversion of the model
equation (5) from the device port responses recorded
during the previous transition events. For the example
setup of Fig. 4, the driver is directly connected to the
input port of the transceiver that will be used in a real
application of the device. For the sake of simplicity, a
single load is considered and the assumption
is exploited. Under the above conditions,
(5) becomes
(7)
and the sequence of weighting coefficients is com-
puted by direct inversion of (7).
3) The complete weighting coefficients and ac-
counting for a specific logic activity of the driver are ob-
tained by means of a juxtaposition in time of the elemen-
tary weighting coefficients of up and down transitions,
as dictated by the bit sequence (e.g., see Fig. 5, where the
basic coefficients are concatenated for the generation of
the bit stream “01011000 ”).
The idealized curves of Fig. 5 along with the proposed model
structure (5) highlight that pre-emphasis is accounted for by the
overshoots and undershoots of the weighting signals.
IV. MACROMODEL IMPLEMENTATIONS
The standard manner of using the models described above in
circuit simulation environments, is to convert them into equiva-
lent circuits and to implement them as SPICE-like subcircuits.
Such a conversion and implementation is a standard proce-
dure, and is based on current-controlled sources for the static
parts of (6), and on resistance capacitance ( ) networks and
controlled sources for the dynamic parts. As an example, Fig. 6
shows the main items of the PSPICE implementation of the pro-
posed macromodel.
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Fig. 5. Example elementary weighting coefficients w and w for the
up state transition, and w and w for the down state transition (top left
and right panel, respectively). Weighting coefficients w and w , obtained
as juxtaposition of the elementary weighting coefficients for the generation of
the bit pattern “01011000” are shown in the lower panel.
Fig. 6. PSPICE implementation of the driver macromodel (5).
It is worth noting that the basic keywords available in most
SPICE-type simulators do not allow to easily implement the jux-
taposition of the elementary weighting coefficients of the up and
the down transitions shown in Fig. 5. Owing to this, the voltage
sources implementing the weighting coefficients in (5), are best
computed offline for a predetermined bit pattern (e.g., see the
Ew1H statement in the netlist of Fig. 6). On the other hand, the
Fig. 7. VHDL-AMS implementation of macromodel (5). Some example tem-
plates we used for the D/A conversion are posted on http://www.eda.org/pub/
ibis/summits/jun03a/ and http://www.eda.org/pub/ibis/summits/feb04a/.
recent interest and availability of integrated analog mixed-signal
simulation tools, drove the attention to other possible model
descriptions via metalanguages like Verilog-AMS or VHDL-
AMS. Such languages greatly facilitate the implementation of
the juxtaposition of the elementary weighting sequences, since
they include commands for logical operations. A detailed de-
scription of the VHDL-AMS language is out of the scope of
this paper and can be found in [15] and [16]. However, as a
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TABLE I
FILE SIZES OF TWO DIFFERENT DRIVER MACROMODEL IMPLEMENTATIONS
FOR A DIFFERENT LENGTH OF THE BIT PATTERN
simple example higlighting the strenghts of the VHDL-AMS
code, Fig. 7 shows the main part of the AMS implementation of
the driver macromodel. In this code, the types of macromodel
ports (e.g., electrical or digital ports) are defined by means of
the keyword port within the entity section. Section ar-
chitecture, instead, collects all the variables, equations and
auxiliary functions needed for the model definition. In addi-
tion, keyword quantity allows the definition of other vari-
ables like the associated port voltages and currents for the two
output pins of the differential driver. The juxtaposition of the el-
ementary weighting coefficients is simply carried out within the
section starting with keyword process (D/A conversion) by
sensing the present bit at the logical port D_digital. The last
part of the code implements the analog equations of the macro-
model. As a final remark arising from the different implemen-
tations of the weighting signals in different languages, Table I
collects the file sizes of the proposed driver macromodel imple-
mented in both PSPICE and VHDL-AMS for a different length
of the bit pattern. From this table, the great advantage of using
VHDL-AMS for the real-time generation of the weighting sig-
nals can be clearly appreciated, since the capability of AMS to
handle the processing of logic variables leads to a file size inde-
pendent of the bit pattern length.
Finally, it is worth noting that most commercial tools for
SI/EMC adopt an input output buffer information specification
(IBIS) description of devices as a standard way for the inclu-
sion of IC port models into the tool. IBIS is a well established
standard for the definition of IC models by means of simpli-
fied equivalent circuits [12], leading to a large availability of
device descriptions. Recently, the growing complexity of de-
vices and their enhanced features like pre-emphasis, demands
for refinements of the basic equivalent circuits and for the avail-
ability of different models. Owing to this, starting with ver-
sion 4.1, the IBIS standard allows for the inclusion of external
user-defined models in different possible languages like SPICE
or VHDL-AMS, enabling different user-defined models in most
EDA tools. Within this framework, our methodology can be ef-
fectively used and the models directly plugged into the IBIS
definition of a digital IC. A sample template of an IBIS file
describing a digital circuit collecting a plain differential driver
defined by an external VHDL-AMS description like the one in
Fig. 7 is included in [8].
Fig. 8. Static characteristics of the current i = i +i flowing out of the
first terminal of the example driver while the two internal drivers are forced in
the fixed High output state. Solid curves represent the reference charactersitics,
while the curves obtained by means of the approximation i =  i are
shown as broken lines.
V. APPLICATION EXAMPLE
In this section, the proposed modeling approach is demon-
strated for a Xilinx multigigabit serial transceiver used in the
Virtex-II Pro series FPGA. The example transceiver is a differ-
ential current mode logic (CML) device operating in the fre-
quency range 622 Mb/s–3.125 Gb/s and allowing a configurable
degree of pre-emphasis within the range 10%–33%. The in-
ternal structure of the output buffer of the example transceiver,
available as a detailed HSPICE transistor-level from the offi-
cial Xilinx website , is used as the reference model hereafter.
In all tests carried out in this study, the reference model with
a degree of pre-emphasis is used to compute the re-
sponses needed for the estimation of macromodel parameters
and for model validations. More details on the device and on
the usage of the reference model can be found in [17].
For the macromodel generation, piecewise linear interpola-
tions are used to approximate the static characteristics like
of (6) and simple linear auto regression with eXtra input (ARX)
parametric models are used for the dynamic parts like in of
(6) (as already done for the characterization of plain differential
devices in [8]). The weighting signals and submodel parameters
are computed by means of the procedure outlined in the previous
section and the obtained macromodels are implemented in both
VHDL-AMS and SPICE.
The accuracy of the proposed macromodels has been quan-
tified by computing the timing error and the maximum relative
voltage error. The timing error is defined as the maximum delay
between the reference and the macromodel responses measured
for the zero voltage crossing of the differential voltage
. The maximum relative voltage error is computed as the
maximum error between the reference and macromodel voltage
responses divided by the voltage swing.
1www.xilinx.com
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Fig. 9. Differential voltage v (t) computed for the example driver producing
a bit stream “0111. . ..” The driver is loaded by a simple differential resistor R.
Solid curves: reference. Dashed curves: macromodel.
Fig. 10. Application test case: a high-speed data communication link with the
relevant electric variables (see text for details).
In order to verify the simplifying assumption of dealing with
devices in which the characteristic of the tap driver is roughly
proportional to the characteristic of the main driver , Fig. 8
shows the static characteristic of the current
flowing out of the first terminal of the example driver while the
two internal drivers are forced in the fixed high output state. In
this figure, the curves are the actual static characteristic of the
driver superimposed on the approximating curves obtained by
means of the simplifying assumption , where
the value of the linear coefficient has been estimated of-
fline to be 0.08. All curves are computed for different values
of the common and differential mode voltages and
. Fig. 8 shows some unavoidable differences be-
tween the true characteristics and the approximated curves, with
a maximum relative errors on the order of 4%. It is worth men-
tioning that these differences are partly compensated by the
weighting coefficients in the complete model, that are obtained
by minimizing the error between reference and model response.
The first validation is devised to highlight the accuracy of the
macromodel for loads different from those used in the estima-
tion process: we consider a test setup consisting of the example
driver connected to a 50 and to a 100 differential resis-
tors. The driver is forced to produce a “0111 ” bit stream. In
the estimation procedure, model parameters were obtained from
the transient responses of the driver connected to the transceiver
input section, as shown in Fig. 4. Fig. 9 shows the differential
voltage waveform computed by the reference model and
by the PSPICE implementation of the macromodel. In this test,
the timing error is 5 ps (1.6% of bit time) and the maximum rel-
ative error is less than 5%.
In the second validation, the driver is connected to a coupled
interconnect structure, as shown in Fig. 10. The interconnect is
a lossless symmetric transmission line (even mode impedance
Fig. 11. Output port voltages v (t), v (t) (top panel) and differential voltage
v (t) (bottom panel) computed for the example driver used in the configuration
of Fig. 10. Solid line: reference. Dashed line: macromodel.
, odd mode impedance , line length
0.30 m) loaded by a differential resistor. The data
pattern used for this study is a 2048 bit-long sequence with
0.32 ns bit time (3.125 Gb/s) and a jitter error uniformly dis-
tributed in the range [ 35, 35] ps. For this test case, Fig. 11
shows the reference and macromodel responses of the port volt-
ages and and of the near-end differential voltage
, for a duration of 16 ns, picked at random along the
simulation of the entire bit pattern. The macromodel response
is obtained either by using the HSPICE and the VHDL-AMS
implementations of the macromodel. Also in this case, a good
agreement between reference and predicted signals is obtained,
with timing errors on the order of 5 ps (1.6% of bit time) and
maximum relative voltage errors less than 3% of voltage swings.
In order to better quantify the maximum errors in the complete
predicted sequence, the complete eye diagrams derived from
both the reference and the model responses of the far-end dif-
ferential voltage are compared, as shown in Fig. 12. Such
a comparison is done by computing the eye apertures and
defined as in Fig. 12. Plots of versus are shown in
Fig. 13, where, for every value of , the difference of the cor-
responding ’s quantifies the error in the eye opening caused
by the use of approximate waveforms. This comparison high-
lights that the openings of eye diagrams obtained from simu-
lations with macromodels are within 1 / 2% of openings from
reference simulations of the entire 2048 bit long sequence.
The efficiency gain of the proposed macromodels with re-
spect to the original transistor level models depends on two fac-
tors: the implementation of the logical block and the com-
plexity of the analog driver devices. Analog implementations of
, as in conventional transistor-level models, requires a run-in
time delay for proper operation. As an example, the run-in time
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Fig. 12. Eye diagram arising from the reference and predicted waveforms
v (t) of the test case of Fig. 10 and definition of the eye opening parameters
V and T .
Fig. 13. Relationship between the two eye opening parameters defined in Fig.
12 for the voltage v (t). Solid thin line: reference. Dashed thick line: macro-
models.
of the transistor-level model of the device of this study is 150 ns
(i.e., approximately 500 clock cycles at 3.125 Gb/s), which con-
siderably increases simulation times. On the contrary, the pro-
posed macromodel automatically includes the role of the logical
block into the weighting signals of (5), thus avoiding, even in
a SPICE-like implementation, the overhead of the run-in time.
The efficiency gain for the analog driver components, instead,
compares to that allowed by the approach for conven-
tional devices, i.e., speedup factors on the order of 5 / 100 are
possible.
As a final remark, it is worth noting that the weighting coef-
ficients and of (5) can be easily parametrized in order
to account for the effects of the user tunable degree of pre-em-
phasis . In fact, the weighting signals are the dominant ele-
ments to include the effects of the strength of the complemen-
tary driver . They automatically hide the linear coefficients
and used for the simplifying assumption leading to the pro-
posed model equation (5). Since different values of modify the
Fig. 14. Differential voltage v (t) computed for the example driver used in
the configuration of Fig. 10, with different pre-emphasis percentages . Solid
line: reference. Dashed line: macromodel.
values of the and , such a variation can be seen simply
as a variation of the weighting signals. As an example, once the
submodels and are estimated for the case of the driver
with as in the previous test cases, two different sets
of weighting coefficients can be estimated from the driver port
transient response recorded while the device is set to two dif-
ferent values of (e.g., and ). The weighting
signals for an arbitrary value of can be then computed as a
weighted sums of the previous two sets of signals. Fig. 14 shows
the differential voltage waveform computed by the refer-
ence transistor-level model of the driver and by the macromodel.
The same application test case of Fig. 10 and different values of
are considered. The curves prove that the important param-
eter defining the degree of pre-emphasis is readily available in
the proposed macromodel as in the original transistor-level de-
scription of device.
VI. CONCLUSION
This paper addresses the macromodeling of differential
drivers with pre-emphasis for the assessment of signal integrity
and electromagnetic compatibility effects in multi-gigabit data
transmission systems. A suitable model structure based on
parametric relations is derived and the procedure for parameter
estimation is outlined. Model parameters can be easily esti-
mated from device port responses only. Besides, the obtained
models can be easily implemented in any EDA tool supporting
the IBIS 4.1 specification for digital ICs or accepting SPICE or
metalanguage descriptions. The models have been proven to be
accurate and efficient enough for the performance predictions
in multigigabit applications.
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